Abstract-Maximizing the battery life time of mobile devices and sensor nodes increasingly becomes a challenge, and receiver power consumption tends to become more problematic than delivering adequate transmit power. We address the challenge of achieving the highest possible throughput per Watt of receiver circuit power. Our results show that optimum and adaptive tuning of the front-end parameters of the receiver can result in substantial power savings, compared to the common practice of a design for worst case conditions. We obtain a closed form solution for maximum throughput and the corresponding optimal overall system specifications. We confirm that handling the interference from nearby channels has a large influence, and our analysis concludes that adaptive control of the IP3 performance has an overarching impact. We further describe how the adaptive overall system settings can be translated into optimum gain and IP3 specifications of each of the individual stages that form the receiver cascade, considering both the accumulation of circuit noise and distortion products. The example of a WLAN system is elaborated to illustrate our method.
I. INTRODUCTION
In current mobile receivers, such as laptops and cell phones, the radio frequency (RF) signal processing is a major factor that influences battery life time. In the absence of disruptive new approaches, we expect this trend will continue for the foreseeable future. Currently, mobile users spend more and more time downloading data. Therefore, the receiver power consumption becomes a more prominent power consuming part of the battery limited side of the transceiver chain.
The aim of our analysis is to find an appropriate operation point for each of the analog stages of a power-constrained receiver, such that its user data throughput is maximized.
For our analysis we restrict ourselves to a commonly used receiver architecture. A broad band signal is processed at radio frequency (RF) by the analog front end, where the wanted signal only occupies a small portion of the front-end bandwidth. The analog front end amplifies, down-converts, and filters the desired signal from the received broadband signal and presents the signal to the ADC.
Therefore, the first stages of our receiver need to handle a broadband signal which usually contains strong adjacent channel interferers, with a priori not fully known statistical properties [1] . These signals need to be handled with adequate linearity to avoid excessive distortion spill-over into the band of the desired signal [2] . Typically, a higher linearity requirement leads to a higher power consumption of the analog circuit. Commonly, the linearity is specified for the highest power of the interference at which the receiver should still operate. This results in an overly linear design at all lower values of the interference power, which is a waste of energy and reduces battery lifetime unnecessarily.
Commonly, an RF design is based on a set of system specifications, determined by standardization [2] , which may include packet error rates, sensitivity and modulation. An RF designer strives to achieve the lowest power design possible, for a fixed overall specification target [3] , [4] . However, we address the converse, given an available receiver circuit power budget we determine the maximum throughput. To achieve this optimum we do not define the system requirements a priori. Rather, we assume the key system settings are variable. This optimum might seem to depend on a large number of independent variables, but since we are designing at the minimum power consumption in a given IC process it is known from theory that several variables can be linked in this minimum [5] . This reduces the number of independent variables which determine the optimum of the throughput.
A main contribution of this work is that we reduce the optimization of the throughput to one variable from which all other variables can be derived and that this optimum is unique. Furthermore, the result shows that by far the most dominant factor in power consumption for low power designs is the linearity requirement. This is graphically shown by varying the interference power relative to the wanted signal power and plotting the subsequent throughput versus power consumption.
II. MODELING SYSTEM THROUGHPUT
To determine which variables are dominant in low power design we strive to optimize the throughput T for a given receiver circuit power budget P r , according to
Here the maximum is taken over all possible settings of the RF stages, provided that the total consumed power does not exceed P r . We further use the capacity expression as a measure of achievable throughput T for the modeled AWGN system.
where S is the input signal power. The total noise plus distortion, relative to power levels at the input, is
where N th is the noise in the channel, N r the electronics noise added by the analog circuits of the receiver, and N d is the distortion caused by an interferer. Other noise sources such as LO leakage, DC leakage and images are not considered, since they are related to the architecture, topology and layout, which are beyond the scope of this paper. The AWGN noise in the channel is given by
where k is Boltzmann's constant, T is the temperature and B is the bandwidth of the desired signal. Further, G tot is the total maximum power gain of the analog receiver given by
where G m is the gain of the m th stage in the cascade ( Figure  1 ). We now need a more detailed model of N d and N r .
A. Distortion and Noise
We obtain the distortion power N d in (3) via the third order input referred intercept point IP 3. The IP 3 is a measure of the linearity of the analog circuits in the receiver [2] . Total IP 3, IP 3 tot , is defined as
where P out is the output power in the channel of the interferer due to the received channel interference power P int . IP 3 tot corresponds to the extrapolated input power at which P out and N d are equal. For an analog receiver the output power is P out = G tot P in , with P in the input power. Therefore we can substitute P out in (6) by G tot P int . The distortion can now be expressed as
We simplify our model by assuming that after further channel selectivity filtering, Nyquist sampling and A/D conversion, the baseband processing engine of the receiver has no further knowledge of this distortion signal, and experiences it as AWGN. The total worst case IP 3 of M stages can be calculated via [5] 
under the worst case assumption that all distortion components are in-phase. Here IP 3 m is the third order intercept point of the m th stage. Next to the distortion signals, the analog front end adds noise N r to the desired signal. This addition of noise is modeled via the noise figure (NF), and is defined as NF= 10 log 10 (F m ). Here, the noise factor F m is defined as:
where SNR m is the SNR at the input, and SNR m+1 is the SNR at the output of the m th stage in a cascade. Note that the noise figures do not model the contribution by distortion. The total noise-factor of M stages in a cascade, F tot , can be calculated via Friis forumula
where F m the noise-factor of the m th stage and G j the gain of the j th stage. Moreover, the total noise factor must satisfy
where G tot is the total gain of the analog circuit and N r is the variance of the electronics noise added by all analog circuits weighed with the partial gains. Note that the distortion noise does not contribute to the noise figure. The electronics noise can now be expressed as
By combining (3) (7) and (12), the total noise plus distortion, normalized to power levels present at the input, is now given by
while achieving IP 3 tot using (8) and F tot using (10). Figure  1 now depicts how the receiver is modeled, every individual stage has variable gain (G 1 , · · · , G M ) and IP3 (IP 3 1 , · · · , IP 3 M ), thus allowing for variable IP 3 tot and variable F tot of the receiver cascade.
B. Optimum Throughput
Our aim is to optimize the power budget P r over the various stages such that throughput T is optimum under the constraint of a given technology, a given received power S, total gain G tot needed to drive the ADC and channel parameters N th and P int . The optimization is done in a two staged approach by using F tot and IP 3 tot as an intermediate design variable.
Section II-C.1 first addresses how for a chosen F tot and IP 3 tot one can optimize the power budget P r by optimally distributing the gains (G 1 , · · · , G M ) and IP 3's (IP 3 1 , · · · , IP 3 M ) over the cascade. In fact, this section addresses a mathematical formalization of a commonly encountered design problem in RF design, of optimizing each circuit block to meet a given spec for the receiver. In [5] a double Lagrangian tool is proposed for this exercise, to solve the distribution of the gains and IP 3 for the cascade. Paper [4] summarizes [5] for M = 2. This Minimum Power Cascade Optimization (MPCO) solves:
where P m is the power dissipation of circuit block m, for a given technology, as will be covered by (18). Section II-C extends the MPCO by further optimizing F tot and IP 3 tot to satisfy our end goal of maximizing the throughput per unit of consumed circuit energy, thus searching for
where the available receiver circuit power P r , satisfies P r = P min as in (14). By substituting (2) and (3) in (15), we can show that maximizing (15) corresponds to
A main contribution of this paper is that we can reduce the minimization of (16) to one variable. This is achieved by expressing the power optimal IP 3 tot , called IP 3 tot , as a closed form function (22) of the figure of merits related to the used IC design process, the available receiver circuit power P r , the power optimal total noise factor F tot and total gain G tot . Therefore, we can write N tot as a function of F tot and the available receiver circuit power P r . Our claim is that in the end (16), for a given power budget P r , is equal to
We will call this an Maximum Throughput Cascade Optimization Method (MTCO).
C. Minimum Power Cascade Optimization Method 1) Linearity Factor Model:
Traditionally, designers aim at achieving the system specifications for IP 3 tot , F tot , and G tot at minimal power dissipation. This, justifies the use of an equivalent figure of merit (EFOM) [5] , such as
where f m is the power limiting bandwidth and κ m is the power linearity factor of the m th stage. The most appropriate parameter to chose for f m highly depends on the circuit functionality. For LNAs with a dominant pole, the bandwidth is an appropriate choice. By using an EFOM, P m theoretically does not depend on the noise figure F m . 2) Dual Lagrange Optimization Method: So,
while achieving the G tot using (5), IP 3 tot using (8) , and F tot using (10). In this optimization process, the f m , κ m and F m of a cascade are taken as constant. The individual F m is kept constant because the F m is fundamentally limited by the topology and used technology. A closed form expression can be derived [5] for the minimal analog signal conditioning (ASC) power dissipation as a function of the overall noise factor F tot ,
where the "weighed excess noise factor" F w is defined as
D. Maximum Throughput Cascade Optimization Method
Whereas (20) gives the minimum power P min needed to satisfy a required IP 3 tot , we can conversely claim that the best IP 3 tot that one can achieve for a given available P r equals
Now, we can rewrite the total noise (3) as a function depending on F tot , P int and P min
The noise factor is a real positive number which is F tot ≥ F 1 .
1) Maximizing Throughput: By combining (1), (2), (3), and (23), we can maximize T by minimizing N tot . We require that
and obtain F tot as F tot =
(25) Applying this value of F tot means that (12) turns into [6] , Mixer [7] , and Output buffer [8] 
and (7) turns into
which we insert in (2) and (3). We now have found an analytically closed form solution which maximizes the throughput for a given circuit power budget P r . We also found closed form solutions for F tot and IP 3 tot that achieve the optimum throughput, respectively (25) and (22) −23 , T = 295K, B = 22 MHz, and G tot = 65dB, when using the EFOM of the building blocks of Table I . The considered technology is 90nm CMOS. The characteristic frequencies f m are chosen to satisfy the frequency requirements of an IEEE802.11b system in the 2.4 GHz band. Therefore, f m is for the LNA f 1 = 100 MHz, the mixer f 2 = 2500 MHz, and the output buffer f 3 = 22 MHz. Channel to interference ratio (CIR) is defined as, CIR = S/P int . The closed form solution for optimum throughput as a function of available receiver power, using (2), (3), (26) and (27), is depicted in figure 2 . For large available receiver power the throughput approaches the throughput for a signal 30 dB above thermal noise, and LNA with noise figure F 1 = 1.7 dB. At small available receiver power N r and N d become dominant. The figure shows that when the CIR is decreased, the power needed to achieve a certain throughput is increased. A relation between CIR and power consumption was reported earlier [1] - [5] , but we now have formalized this relation.
The closed form solution for maximizing throughput can be extended to express bits per Joule as a function of available receiver power BT /P r , using (1), (2) , (3), (26) and (27). The result is depicted in figure 3 . When the CIR is decreased, the efficiency in bits per joule for a given available receiver power is decreased as well.
IV. CONCLUSIONS
An analytically closed form solution has been presented which maximizes the throughput for a given available receiver circuit power. From the maximized throughput all other receiver system specifications such as IP 3 and F can be derived. In turn, these derived system specifications allow us to derive the specification of the individual stages which form the receiver cascade. Furthermore, the closed form solution allows us to formalize the relation between interference power and achievable throughput for a given available receiver circuit power budget.
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